- 5 Résultats
prix le plus bas: € 107,09, prix le plus élevé: € 130,89, prix moyen: € 113,19
1
Minimizing and Exploiting Leakage in VLSI Design - Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Commander
sur Springer.com
€ 107,09
Commander
Détails et expédition
Lien sponsorisé
Nikhil Jayakumar; Suganth Paul; Rajesh Garg:

Minimizing and Exploiting Leakage in VLSI Design - nouveau livre

ISBN: 9781441909503

Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for p… Plus…

  - new in stock. Frais d'envoizzgl. Versandkosten., Livraison non-comprise
fermer(X)
2
Minimizing and Exploiting Leakage in VLSI Design - Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Commander
sur Springer.com
€ 107,09
Commander
Détails et expédition
Lien sponsorisé

Nikhil Jayakumar; Suganth Paul; Rajesh Garg:

Minimizing and Exploiting Leakage in VLSI Design - nouveau livre

ISBN: 9781441909503

Engineering; Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design ASIC, EDA, Electronic Design Automation, Leakage, Low Power Design, Sub-threshold logic, Transistor, VL… Plus…

  - This book presents two techniques to reduce leakage power in digital VLSI ICs. The first reduces leakage through the selective use of high threshold voltage sleep transistors, while the second by applying the optimal Reverse Body Bias voltage. Frais d'envoizzgl. Versandkosten., Livraison non-comprise
fermer(X)
3
Minimizing and Exploiting Leakage in VLSI Design - Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Commander
sur Springer.com
€ 107,09
Commander
Détails et expédition
Lien sponsorisé
Nikhil Jayakumar; Suganth Paul; Rajesh Garg:
Minimizing and Exploiting Leakage in VLSI Design - nouveau livre

ISBN: 9781441909503

Engineering; Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design ASIC, EDA, Electronic Design Automation, Leakage, Low Power Design, Sub-threshold logic, Transistor, VL… Plus…

  - This book presents two techniques to reduce leakage power in digital VLSI ICs. The first reduces leakage through the selective use of high threshold voltage sleep transistors, while the second by applying the optimal Reverse Body Bias voltage. Frais d'envoizzgl. Versandkosten., Livraison non-comprise
fermer(X)
4
Minimizing and Exploiting Leakage in VLSI Design - Hugo Pinto
Commander
sur hive.co.uk
£ 101,58
(environ € 113,78)
Commander
Détails et expédition
Lien sponsorisé
Hugo Pinto:
Minimizing and Exploiting Leakage in VLSI Design - nouveau livre

ISBN: 9781441909503

This book presents two techniques to reduce leakage power in digital VLSI ICs. The first reduces leakage through the selective use of high threshold voltage sleep transistors, while the s… Plus…

  - No. 9781441909503. Frais d'envoiInstock, Despatched same working day before 3pm, zzgl. Versandkosten., Livraison non-comprise
fermer(X)
5
Minimizing and Exploiting Leakage in VLSI Design - Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Commander
sur lehmanns.de
€ 130,89
Envoi: € 0,001
Commander
Détails du fournisseur
Lien sponsorisé
Nikhil Jayakumar; Suganth Paul; Rajesh Garg:
Minimizing and Exploiting Leakage in VLSI Design - Première édition

2009, ISBN: 9781441909503

[ED: 1], Auflage, eBook Download (PDF), eBooks, [PU: Springer-Verlag]

Frais d'envoiDownload sofort lieferbar, , Versandkostenfrei innerhalb der BRD. (EUR 0.00)
fermer(X)
1Comme certaines plateformes ne transmettent pas les conditions d'expédition et que celles-ci peuvent dépendre du pays de livraison, du prix d'achat, du poids et de la taille de l'article, d'une éventuelle adhésion de la plateforme, d'une livraison directe par la plateforme ou via un prestataire tiers (Marketplace), etc. il est possible que les frais de livraison indiqués par eurolivre ne correspondent pas à ceux de la plateforme qui propose l'article.

Données bibliographiques du meilleur livre correspondant

Détails sur le livre
Minimizing and Exploiting Leakage in VLSI Design
Auteur:
Titre:
ISBN:

1441909508

Informations détaillées sur le livre - Minimizing and Exploiting Leakage in VLSI Design


EAN (ISBN-13): 9781441909503
ISBN (ISBN-10): 1441909508
Date de parution: 2009
Editeur: Springer-Verlag
214 Pages
Langue: eng/Englisch

Livre dans la base de données depuis 2012-03-25T23:47:37+02:00 (Zurich)
Page de détail modifiée en dernier sur 2020-03-10T20:48:44+01:00 (Zurich)
ISBN/EAN: 1441909508

ISBN - Autres types d'écriture:
1-4419-0950-8, 978-1-4419-0950-3
Autres types d'écriture et termes associés:
Auteur du livre: sunil, garg
Titre du livre: vlsi, mini design

Données de l'éditeur

Auteur: Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Titre: Minimizing and Exploiting Leakage in VLSI Design
Editeur: Springer; Springer US
214 Pages
Date de parution: 2009-12-02
New York; NY; US
Langue: Anglais
106,99 € (DE)
110,00 € (AT)
130,00 CHF (CH)
Available
XXVII, 214 p.

EA; E107; eBook; Nonbooks, PBS / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; ASIC; EDA; Electronic Design Automation; Leakage; Low Power Design; Sub-threshold logic; Transistor; VLSI; VLSI Design; integrated circuit; C; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Engineering; Computer-Aided Design (CAD); BC

Minimizing and Exploiting Leakage in VLSI Design Nikhil Jayakumar, Suganth Paul, Rajesh Garg, Kanupriya Gulati and Sunil P. Khatri Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents techniques aimed at reducing and exploiting leakage power in digital VLSI ICs. The first part of this book presents several approaches to reduce leakage in a circuit. The second part of this book shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic, with adaptive body bias to make the designs robust to variations. The third part of this book presents design and implementation details of a sub-threshold IC, using the ideas presented in the second part of this book. Provides a variety of approaches to control and exploit leakage, including implicit approaches to find the leakage of all input vectors in a design, techniques to find the minimum leakage vector of a design (with and without circuit modification), ASIC approaches to drastically reduce leakage, and methods to find the optimal reverse bias voltage to maximally reduce leakage. Presents a variation-tolerant, practical design methodology to implement sub-threshold logic using closed-loop adaptive body bias (ABB) and Network of PLA (NPLA) based design. In addition, asynchronous micropipelining techniques are presented, to substantially reclaim the speed penalty of sub-threshold design. Validates the proposed ABB and NPLA sub-threshold design approach by implementing a BFSK transmitter design in the proposed design style. Test results from the fabricated IC are provided as well, indicating that a power improvement of 20X can be obtained for a 0.25um process (projected power improvements are 100X to 500X for 65nm processes).
Provides a variety of approaches to control and exploit leakage Examines the issues with implementing sub-threshold logic and describes techniques to tackle these issues Presents a new, practical self-compensated, closed loop approach to controlling leakage, via sub-threshold circuits, which yields upwards of 20X power savings

Autres livres qui pourraient ressembler au livre recherché:

Dernier livre similaire:
9781441909497 Minimizing and Exploiting Leakage in VLSI Design (Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh)

< pour archiver...