- 5 Résultats
prix le plus bas: € 35,39, prix le plus élevé: € 69,43, prix moyen: € 52,46
1
High Performance Embedded Architectures and Compilers - André Seznec
Commander
sur booklooker.de
€ 53,49
Envoi: € 2,701
Commander
Détails du fournisseur
Lien sponsorisé
André Seznec:

High Performance Embedded Architectures and Compilers - Livres de poche

2012, ISBN: 9783540929895

[ED: Taschenbuch], [PU: Springer Berlin Heidelberg], Neuware - This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architect… Plus…

Frais d'envoiVersand nach Deutschland. (EUR 2.70) AHA-BUCH GmbH
fermer(X)
2
High Performance Embedded Architectures and Compilers - Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo
Commander
sur AbeBooks.de
€ 48,37
Envoi: € 0,001
Commander
Détails du fournisseur
Lien sponsorisé

Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo:

High Performance Embedded Architectures and Compilers - Livres de poche

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer Berlin Heidelberg], EMBEDDED SYSTEM MIKROCONTROLLER ADA CLUSTER H.264 MULTITHREADING PROCESSING SCHEDULING SCHEME CODECOMPRESSION EXASCALECOMP… Plus…

NEW BOOK. Frais d'envoiVersandkostenfrei. (EUR 0.00) moluna, Greven, Germany [73551232] [Rating: 4 (von 5)]
fermer(X)
3
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber)
Commander
sur Achtung-Buecher.de
€ 55,60
Envoi: € 0,001
Commander
Détails du fournisseur
Lien sponsorisé
Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber):
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - nouveau livre

2009

ISBN: 3540929894

2009 Kartoniert / Broschiert Embedded System, Mikrocontroller, Computerhardware, Systemanalyse und -design, Rechnerarchitektur und Logik-Entwurf, Ada; cluster; H.264; Multithreading; Pr… Plus…

Frais d'envoiVersandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
fermer(X)
4
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Andr? Seznec
Commander
sur AbeBooks.de
€ 69,43
Envoi: € 4,661
Commander
Détails du fournisseur
Lien sponsorisé
Andr? Seznec:
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Livres de poche

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer], New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000., Books

NEW BOOK. Frais d'envoi EUR 4.66 PBShop.store US, Wood Dale, IL, U.S.A. [8408184] [Rating: 5 (von 5)]
fermer(X)
5
Commander
sur alibris.co.uk
€ 35,39
Commander
Détails et expédition
Lien sponsorisé
Theo Ungerer, Joel Emer, Michael Oboyle:
High Performance Embedded Architectures and Compilers: Fourth International Conference, Hipeac 2009, Paphos, Cyprus, January 25-28, 2009 Proceedings - Livres de poche

2009, ISBN: 9783540929895

Trade paperback, New, US edition. Satisfaction guaranteed! !, [PU: Springer]

Frais d'envoiLivraison non-comprise Irving, TX, Basi6 International
fermer(X)
1Comme certaines plateformes ne transmettent pas les conditions d'expédition et que celles-ci peuvent dépendre du pays de livraison, du prix d'achat, du poids et de la taille de l'article, d'une éventuelle adhésion de la plateforme, d'une livraison directe par la plateforme ou via un prestataire tiers (Marketplace), etc. il est possible que les frais de livraison indiqués par eurolivre ne correspondent pas à ceux de la plateforme qui propose l'article.

Données bibliographiques du meilleur livre correspondant

Détails sur le livre
High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)
Auteur:
Titre:
ISBN:

3540929894


This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009, held in Paphos, Cyprus, in January 2009. The 27 revised full papers presented together with 2 invited keynote paper were carefully reviewed and selected from 97 submissions. The papers are organized in topical sections on dynamic translation and optimization, low level scheduling, parallelism and resource control, communication, mapping for CMPs, power, cache issues as well as parallel embedded applications.

Informations détaillées sur le livre - High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)


EAN (ISBN-13): 9783540929895
ISBN (ISBN-10): 3540929894
Version reliée
Livre de poche
Date de parution: 2009
Editeur: Seznec, Andre, Springer
420 Pages
Poids: 0,650 kg
Langue: eng/Englisch

Livre dans la base de données depuis 2009-02-20T01:12:41+01:00 (Zurich)
Page de détail modifiée en dernier sur 2023-09-30T13:17:49+02:00 (Zurich)
ISBN/EAN: 3540929894

ISBN - Autres types d'écriture:
3-540-92989-4, 978-3-540-92989-5
Autres types d'écriture et termes associés:
Auteur du livre: seznec, ungerer, michael boyle, marton, emer, michael unger, margaret boyle, joel, andré springer
Titre du livre: high performance embedded architectures compilers, lecture notes computer science, paphos

Données de l'éditeur

Auteur: André Seznec; Joel Emer; Michael O'Boyle; Margaret Martonosi; Theo Ungerer
Titre: Lecture Notes in Computer Science; Theoretical Computer Science and General Issues; High Performance Embedded Architectures and Compilers - Fourth International Conference, HiPEAC 2009
Editeur: Springer; Springer Berlin
420 Pages
Date de parution: 2009-01-12
Berlin; Heidelberg; DE
Langue: Anglais
53,49 € (DE)
54,99 € (AT)
59,00 CHF (CH)
Available
XIII, 420 p.

BC; Hardcover, Softcover / Informatik, EDV/Informatik; Systemanalyse und -design; Verstehen; Informatik; Ada; Cluster; H.264; Multithreading; Processing; Scheduling; Scheme; code compression; exascale computing; heterogenous architectures; hyperthreading; manycore; memory performance; mul; optimization; Computer System Implementation; Arithmetic and Logic Structures; Processor Architectures; Input/Output and Data Communications; Logic Design; Computer Communication Networks; Computerhardware; Rechnerarchitektur und Logik-Entwurf; Netzwerk-Hardware; EA

Invited Program.- Keynote: Challenges on the Road to Exascale Computing.- Keynote: Compilers in the Manycore Era.- I Dynamic Translation and Optimisation.- Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.- Predictive Runtime Code Scheduling for Heterogeneous Architectures.- Collective Optimization.- High Speed CPU Simulation Using LTU Dynamic Binary Translation.- II Low Level Scheduling.- Integrated Modulo Scheduling for Clustered VLIW Architectures.- Software Pipelining in Nested Loops with Prolog-Epilog Merging.- A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.- III Parallelism and Resource Control.- MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.- IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.- A Hardware Task Scheduler for Embedded Video Processing.- Finding Stress Patterns in Microprocessor Workloads.- IV Communication.- Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.- MPSoC Design Using Application-Specific Architecturally Visible Communication.- Communication Based Proactive Link Power Management.- V Mapping for CMPs.- Mapping and Synchronizing Streaming Applications on Cell Processors.- Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.- Accomodating Diversity in CMPs with Heterogeneous Frequencies.- A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.- VI Power.- Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.- Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.- HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.- Compiler Controlled Speculationfor Power Aware ILP Extraction in Dataflow Architectures.- VII Cache Issues.- Revisiting Cache Block Superloading.- ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.- In-Network Caching for Chip Multiprocessors.- VIII Parallel Embedded Applications.- Parallel LDPC Decoding on the Cell/B.E. Processor.- Parallel H.264 Decoding on an Embedded Multicore Processor.

Autres livres qui pourraient ressembler au livre recherché:

Dernier livre similaire:
9783540303176 High Performance Embedded Architectures and Compilers (Conte, Tom Navarro, Nacho Hwu, Wen-mei W. Valero, Mateo Ungerer, Theo)

< pour archiver...